

# LZ21 13Y

1/2 type Color CCD Area Sensor for NTSC

## DESCRIPTION


LZ21 13Y is a 1/2-type (8.0 mm) solid-state image sensor that consists of PN photo-diodes and CCDS (charge-coupled devices). Having approximately 270000 pixels (horizontal 542 X vertical 492), the sensor provides a high resolution stable color image.

## FEATURES


- Number of pixels : 512 (H) X 492 (V)
- Pixel pitch : 12.8  $\mu\text{m}$  (H) X 10.0  $\mu\text{m}$  (V)
- Number of optical black pixels  
    : Horizontal; front 2 and rear 28
- Complementary color filters of Mg, G, Cy and Ye
- Low fixed pattern noise and lag
- No sticking and no image distortion
- Blooming suppression structure
- Built-in output amplifier
- Variable electronic shutter (1/W to 1/10 000 s)
- Compatible with NTSC standard
- Package : 20-pin SDIP[CERDIP](WDIP020-N-0600B)

## PIN CONNECTIONS

### 20-PIN SDIP



## BLOCK DIAGRAM



## PIN DESCRIPTION

| SYMBOL                                       | PIN NAME                             |
|--|--------------------------------------|
| RD   | Reset transistor drain               |
| OD   | Output transistor drain              |
| Os   | Video output                         |
| $\phi_{RS}$                                  | Reset transistor gate clink          |
| $\phi_{V1}, \phi_{V2}, \phi_{V3}, \phi_{V4}$ | Vertical shift register gate clock   |
| $\phi_{H1}, \phi_{H2}$                       | Horizontal shift register gate clock |
| OFD  | Overflow drain                       |
| Pw   | P type well                          |
| AGND   | Analog part ground                   |
| CGND   | Clock part ground                    |
| T1, T2                                       | Test terminal                        |
| NC   | No connection                        |

CCD AREA N OR

N2

## ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| PARAMETER  | SYMBOL  | RATING      | UNIT |
|--|---|-------------|------|
| Output transistor drain voltage                  | V <sub>OD</sub>                                   | 0 to +18    | v    |
| Reset transistor drain voltage                   | V <sub>RD</sub>                                   | 0 to +18    | v    |
| Overflow drain voltage                           | V <sub>OFD</sub>                                  | 0 to +55    | v    |
| Test terminal, T <sub>1</sub>                    | V <sub>T1</sub>                                   | -0.3 to +18 | v    |
| Test terminal, T <sub>2</sub>                    | V <sub>T2</sub>                                   | 0 to +18    | v    |
| Reset gate clock voltage                         | V <sub><math>\phi</math>RS</sub>                  | -0.3 to +18 | v    |
| Vertical shift register clock voltage            | V <sub><math>\phi</math>V</sub>                   | -10 to +18  | v    |
| Horizontal shift register clock voltage          | V <sub><math>\phi</math>H</sub>                   | -0.3 to +18 | v    |
| Voltage difference between PW and vertical clock | V <sub>PW</sub> - V <sub><math>\phi</math>V</sub> | -26 to 0    | v    |
| Storage temperature                              | T <sub>stg</sub>                                  | -20 to +80  | 'c   |
| Operating ambient temperature                    | T <sub>opr</sub>                                  | -20 to +70  | 'c   |

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER                                 |                                    | SYMBOL   | MIN.  | TYP.            | MAX.              | UNIT | NOTE |
|---|------------------------------------|--|-------|-----------------|-------------------|------|------|
| Operating ambient temperature             |                                    | Topr   |       | 25.0            |                   | °C   |      |
| Output transistor drain voltage           |                                    | V <sub>OD</sub>  | 14.5  | 15.0            | 16.0              | V    |      |
| Reset transistor drain voltage            |                                    | V <sub>RD</sub>  |       | V <sub>OD</sub> |                   | V    |      |
| Overflow<br>drain<br>voltage              | When DC is applied                 | V <sub>om</sub>  | 5.0   | (adj.)          | 19.0              | V    | 1    |
|   | When pulse is applied<br>p-p level | V <sub>φ OFD</sub>   | 22.0  |                 |                   | V    | 2    |
| Analog part ground                        |                                    | AGND   | —     | 0.0             | —                 | V    |      |
| Clock part ground                         |                                    | CGND   | —     | 0.0             | —                 | V    |      |
| P-well voltage                            |                                    | V <sub>PW</sub>  | -9.5  |                 | V <sub>φ VL</sub> | V    |      |
| Test terminal, T <sub>1</sub>             |                                    | V <sub>T1</sub>  | -10.0 | .0              |                   | V    |      |
| Test terminal, T <sub>2</sub>             |                                    | V <sub>T2</sub>  | —     | V <sub>OD</sub> | —                 | V    |      |
| Vertical shift<br>register clock          | LOW level                          | V <sub>φ V1L</sub> , V <sub>φ V2L</sub><br>V <sub>φ V3L</sub> , V <sub>φ V4L</sub> | -9.5  | -9.0            | -8.5              | V    |      |
|   | INTERMEDIATE<br>level              | V <sub>φ V1I</sub> , V <sub>φ V2I</sub><br>V <sub>φ V3I</sub> , V <sub>φ V4I</sub> |       | 0.0             |                   | V    |      |
|   | HIGH level                         | V <sub>φ V1H</sub> , V <sub>φ V3H</sub>  | 14.5  | 15.0            |                   | V    |      |
| Horizontal shift<br>register clock        | LOW level                          | V <sub>φ H1L</sub> , V <sub>φ H2L</sub>  | -0.05 | 0.0             | 0.05              | V    |      |
|   | HIGH level                         | V <sub>φ H1H</sub> , V <sub>φ H2H</sub>  | 4.7   | 5.0             |                   | V    |      |
| Reset gate clock                          | LOW level                          | V <sub>φ RSL</sub>   | -0.1  | 0.0             | 0.1               | V    |      |
|   | HIGH level                         | V <sub>φ RSH</sub>   | 8.0   | 9.0             |                   | V    |      |
| Vertical shift register clock frequency   |                                    | f <sub>φ V1</sub> , f <sub>φ V2</sub><br>f <sub>φ V3</sub> , f <sub>φ V4</sub>     |       | 15.73           | 10.0              | kHz  |      |
| Horizontal shift register clock frequency |                                    | f <sub>φ H1</sub> , f <sub>φ H2</sub>  |       | 9.53            |                   | MHz  |      |
| Reset gate clock frequency                |                                    | f <sub>φ RS</sub>  |       | 9.53            |                   | MHz  |      |

## NOTES :

1. When DC voltage is applied, shutter speed is 1/~ seconds.
2. When pulse is applied, shutter speed is less than 1/60 seconds.

**ELECTRICAL CHARACTERISTIC (Drive method: Field Accumulation)**

(Ta = 25°C, Operating conditions : typical values for the recommended operating conditions, Color temperature of light source : 3200 K / IR cut-off filter (CM-500, 1 mmt)

| PARAMETER                       | SYMBOL | MIN. | TYP.  | MAX.  | UNIT  | NOTE |
|---------------------------------|--------|------|-------|-------|-------|------|
| Photo response non-uniformity   | PRNU   |      |       | 10    | '/0   | 2    |
| Carrier saturation              | Vsat   | 450  |       |       | mV    | 3    |
| Dark output voltage             | Vdark  |      | 0.3   | 3.0   | mV    | 1, 4 |
| Dark signal non-uniformity      | DSNU   |      | 0.6   | 2.0   | mV    | 1, 5 |
| Sensitivity                     | R      | 400  | 520   |       | mV    | 6    |
| Gamma                           | Y      |      | 1     |       |       |      |
| Smear ratio                     | SMR    |      | 0.005 | 0.016 | '/0   | 7    |
| Image lag                       | AI     |      |       | 1.0   | %     | 8    |
| Blooming suppression ratio      | ABL    | 1000 |       |       |       | 9    |
| Output transistor drain current | Iod    |      | 4.0   | 8.0   | mA    |      |
| Output impedance                | Ro     |      | 300   |       | Ω     |      |
| Dark noise                      | Vnoise |      | 0.2   | 0.3   | mV    | 10   |
| OB difference in level          |        |      |       | 1.0   | mV    | 11   |
| Vector breakup                  |        |      |       | 5.0   | ' , % | 12   |
| Line crawling                   |        |      |       | 3.0   | '/0   | 13   |
| Luminance flicker               |        |      |       | 2.0   | %     | 14   |


- The standard output voltage is defined as 150 mV by the average output voltage under uniform illumination.
- The standard exposure level is defined when the average output voltage is 150 mV under uniform illumination.
- V<sub>OFD</sub> should be adjusted to the minimum voltage with that ABL satisfy the specification.

**NOTES :**

1. Ta : + 60C
2. The image area is divided into 10X10 segments. The segment's voltage is the average output voltage of all the pixels within the segment. PRNU is defined by  $(V_{max} - V_{min})/V_o$ , where  $V_{max}$  and  $V_{min}$  are the maximum and the minimum values of each segment's voltage respectively, when the average output voltage  $V_o$  is 150 mV.
3. The output voltage at the carrier peak when the carrier amplitude reaches maximum.
4. The average output voltage under a non-exposure condition.
5. The image area is divided into 10×10 segments. DSNU is defined by  $(V_{dmax} - V_{dmin})$  under the non-exposure condition where  $V_{dmax}$  and  $V_{dmin}$  are the maximum and the minimum values of each segment's voltage, respectively, that is the average output voltage over all pixels in the segment.
6. The average output voltage when a 1 COO lux light source attached with a 90% reflector is imaged by a lens of F4, f50 mm.

7. The sensor is adjusted to position a V/I O square at the center of image area where V is the vertical length of the image area. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum of the pixel voltage in the V/I O square.
8. The sensor is exposed at the exposure level corresponding to the standard condition preceding non-exposure condition. AI is defined by the ratio between the output voltage measured at the 1st field during the non-exposure period and the standard output voltage.
9. The sensor is adjusted to position a V/I O square at the center of image area. ABL is the ratio between the exposure at the standard condition and the exposure at a point where a blooming is observed.
10. The RMS value of the dark noise (after CDS). The bandwidth range is from 100 kHz to 4.2 MHz, SC trap on.
11. The difference between the average output voltage of the effective area and the OB part under the non-exposure condition.
12. Observed with a vector scope when the color bar chart is imaged under the standard exposure condition.
13. The difference between the average output voltage of the (Mg+Ye), (G+Cy) line and the (Mg+Cy), (G+Ye) line under the standard exposure condition.
14. The difference between the average output voltage of the odd field and the even field.

## PIXEL STRUCTURE



## COLOR FILTER ARRAY

(1,492)

|    |    |    |    |    |
|----|----|----|----|----|
| Ye | Cy | Ye | Cy | Ye |
| G  | Mg | G  | Mg | G  |
| Ye | Cy | Ye | Cy | Ye |
| Mg | G  | Mg | G  | Mg |
| Ye | Cy | Ye | Cy | Ye |
| G  | Mg | G  | Mg | G  |

(512,492)

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| Cy | Ye | Ye | Cy | Cy | Ye | Ye | Cy |
| Mg | G  | Mg | G  | G  | Mg | Mg | G  |
| Cy | Ye | Ye | Cy | Cy | Ye | Ye | Cy |
| G  | Mg | G  | Mg | Mg | G  | Mg | G  |
| Cy | Ye | Ye | Cy | Cy | Ye | Ye | Cy |
| Mg | G  | Mg | G  | G  | Mg | Mg | G  |

ODD field [

|    |    |    |    |    |
|----|----|----|----|----|
| Ye | Cy | Ye | Cy | Ye |
| Mg | G  | Mg | G  | Mg |
| Ye | Cy | Ye | Cy | Ye |
| G  | Mg | G  | Mg | GG |
| Ye | Cy | Ye | Cy | Ye |
| Mg | G  | Mg | G  | Mg |


(1,1)

|    |    |    |    |    |
|----|----|----|----|----|
| Cy | Ye | Cy | Ye | Cy |
| G  | Mg | G  | Mg | G  |
| Cy | Ye | Cy | Ye | Cy |
| Mg | G  | Mg | G  | Mg |
| Cy | Ye | Cy | Ye | Cy |
| G  | Mg | G  | Mg | G  |


(512,1)

EVEN field

## **TIMING DIAGRAM EXAMPLE**




## HORIZONTAL TRANSFER TIMING




## READOUT TIMING

## (ODD HELD)




## (EVEN FIELD)



## SYSTEM CONFIGURATION EXAMPLE

LZ2113Y



CCD AREA SENSORS